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I. ABSTRACT 
An expert system, titled COSTER, has been developed to 
assist in the calculation of the assembly costs of 
integrated circuits. The system is programmed in Turbo 
Prolog and makes extensive use of windows and menus to 
offer a simple user interface. COSTER provides the 
facilities to construct an initial database, to utilize • 
this database for the calculation of assembly costs, and to 
update the database with new information as necessary. It 
simplifies the process of establishing assembly costs for 
new products, and makes this task accessible to novice 
users. The automated system allows a product designer, who 
may be unfamiliar with the assembly process, to include 
specific assembly cost considerations into the integrated 
circuit design. 
,, 
During initial trials, the system performed well with 
a small database. As with any new system, the initial 
tests indicated areas of potential improvement in the 
structure of COSTER. These improvements would speed the 
system performance, improve the user interface, and 
increase the system flexibility. In general, however, the 
COSTER expert system is a functional initial model, which, 
with minor modifications, could be successfully applied in 
a commercial environment. 
l 
. . 
II. INTRODUCTIOH 
The manufacturing process for the production of 
integrated circuits consists of three distinct stages: 
wafer fabrication, assembly (or packaging), and electrical 
testing. The purpose of this project is to define an 
expert system for the calculation of the assembly costs. 
An assembly cost is generated by summing the cost of each 
step in the assembly sequence. 
A typical·production line can have multiple assembly 
sequences. The cost of an individual assembly step in a 
sequence depends on the physical characteristics of the 
package into which the integrated circuit is placed. This 
step cost is determined by the engineer responsible for the 
step. Thus, the final assembly cost is based on a number 
of parameters and the input of many individuals. These 
factors suggest that the application of an expert system 
could greatly improve the cost generation process. 
2 
III. THE ASSEMBLY PROCESS AND RELATED COSTS 
A. The Assembly Process 
The assembly process is the middle stage of three in 
the production of integrated circuits. The first stage, 
wafer fabrication, produces the piece of silicon on which 
the miniature electronic circuits are engraved. In the 
second stage, this piece of silicon, or integrated circuit 
(IC) chip, is assembled into a functional and protective 
package with leads to electrically connect it to the 
outside world. This package is made of ceramic or molded 
plastic, with metal leads. The COSTER system assumes that 
the package is ceramic. Once the device is assembled, the 
third stage tests it to ensure basic functionality and 
field reliability. 
There are actually a number of possible assembly 
sequences, the choice of which depends on the nature of the 
device as well as the end use. Each distinct sequence is 
termed a routing and consists of a number of individual 
processing steps. A routing can be classified into one of 
two basic processes: non-hermetic or hermetic. The non-
hermetic process is a less expensive method used when the 
device will not face hostile field conditions. The 
hermetic process is more expensive because it produces a 
high-reliability device, impervious to water and other 
environmental threats. /----1 
A typical routing coy{sists of approximately fifteen to 
/ 
/ 
/ 
---- -·---- ----~------
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twenty production steps. These steps are performed in four 
main areas through which the device proceeds: chip bond, 
wire bond, encapsulation, and code mark. In the chip bond 
area, the IC chip is physically attached to the surface of 
a ceramic package. This attachment is performed using 
either a silver-based epoxy for the non-hermetic process, 
or a gold alloy for the hermetic process. In the wire bond 
area, tiny wires are used to elec·trically connect the IC 
chip to the package so that the chip may communicate with 
the outside world through the package pins. In the 
encapsulation area, the exposed chip is sealed into the 
package to protect it from damage. In the code mark area, 
the device is marked to show performance information and to 
provide traceability. 
The exact steps which are performed in each area and 
the order in which they are performed form the basis of an 
individual routing. For the purpose of this paper, the 
assembly process will not be detailed further. In fact, 
exact production sequences are considered proprietary 
information to the companies which manufacture integrated 
circuits. As will be shown, the COSTER system can handle 
any routing or group of routings. Therefore, in discussing 
the system, a generic routing will be used consisting of 
four steps representing each of the main areas previously 
described: chip bond, wire bond, encapsulation, and code 
mark. 
4 
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B. Package Types 
There are currently several different ceramic package 
types used commonly within the industry. The most common 
is termed a DIP, for dual-in-line package. A DIP has two 
parallel rows of leads, or pins, which protrude from the 
base and are used for insertion into electrical sockets. 
The total number of pins on a DIP range from sixteen to 
forty-eight, based on the device function. For instance, 
the commonly known 256K memory chip is packaged into a 
sixteen pin DIP. A MIP is a multiple-in-line package, 
similar to a DIP but containing several parallel rows of 
leads. The total number of pins on a MIP typically ranges 
from seventy to slightly over one-hundred. A PGA is a pin-
grid-array, which also has pins for socket-mounting but 
these pins are not necessarily arranged in even, parallel 
rows. This package type allows for extremely high pin 
counts. PGA's containing over two-hundred leads are 
currently in use and higher pin counts are being 
introduced. A fourth package type known as a chip carrier 
(CC) differs from the previous three in that it does not 
have protruding leads for socket insertion, but instead has 
compressed leads for surface mounting to printed circuit 
boards. Chip carriers exist for a vast range of lead 
counts, extending·from the range covered by DIP's to that 
'' 
of PGA's. 
Although other package types do exist, the types used 
5 
to discuss the expert system will be limited to the four 
described above. Also, although the leads on chip carriers 
are not technically pins, they will be described as such. 
Note that the COSTER system allows for the definition of 
new package types and is thus not limited by these 
simplifications. 
C. Co•ponents of Assellbly Cost 
Three factors affect the assembly cost: processing 
cost, processing yield, and material cost. In this study, 
material cost is ignored because it is a simple task to add 
it in at the end. (Material cost is due mainly to the 
ceramic package itself, but also includes incidental 
materials, such as the wire used during the wire bond 
operation.) Also, the processing yield is assumed to be 
implicit in the processing cost. This simplification does 
not affect the calculated cost, b,ut it does conceal 
information about individual step yields which may be 
important in process evaluations. 
With these simplifications in place, the assembly cost 
can now be calculated as the sum of the individual step 
costs. The cost to perform an individual step is 
determined by the rate at which it can be performed. For 
example, the faster a step can be performed, the less 
expensive it is since less time is spent by an operator on 
an individual device. Step rates are normally 
characterized in terms of EHO, or expected hourly output. 
6 
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A typical example demonstrates step cost. Assume that 
the EHO for the chip bond step is 100, meaning that 100 
devices are chip bonded in one hour. Also assume that the 
labor cost for an assembly operator is $32.50 per hour, a 
figure which would include salary as well as benefits. 
(This arbitrary figure is used in the COSTER program.) 
Thus the cost to perform the chip bond operation on a 
single device is calculated by the following formula. 
($32.50 operator cost) (1 hour) $0.325 
----------------------
X 
--------------------
- ------
(1 hour) (100 devices bonded) device 
This calculation shows that it costs $0.325 to chip bond 
one device. Similar calculations are performed for each 
step in a routing in order to determine the final cost. 
Note the way in which process step yield can be 
implicitly included in the step cost. If the yield for the 
chip bond operation is fifty percent, then an EHO of 100 
implies that 200 devices were actually chip bonded, but 
only 100 bonded successfully. Thus, when the yield is 
implicit in the step cost, the step rate reflects the 
quantity of good devices which can be moved through an 
operation in one hour. If the yield for chip bond was one-
hundred percent, then the EHO would be 200, and thus the 
cost of the operation would be lower. 
The EHO for an individual routing step is affected by 
' 
two factors: pro9ess (non-hermetic or hermetic) and 
" 
package configuration (package type and number of pins). 
7 
Tabla 1 demonstrates typical affects of these parameters on 
the rates for a step. 
PACKAGE 
STEP PROCESS TYPE PINS EHO 
chip bond non-hermetic DIP 16 100 
hermetic DIP 16 200 
wire bond hermetic DIP 16 100 
hermetic DIP 48 300 
code mark non-hermetic DIP 16 900 
non-hermetic PGA 132 200 
TABLE 1 
The example for the chip bond operation demonstrates that 
the hermetic process is slower than the non-hermetic 
process, since the hermetic process must allow for the 
eutectic melting of a gold alloy bonding material. The 
example for the wire bond operation shows that the EHO 
decreases as the number of pins increases, since there is 
typically one wire bond performed for each package pin. 
The example for the code mark operation shows that it takes 
longer to code mark a PGA than a DIP, since DIP's are 
standard package configurations and are therefore more 
adaptable to automated processing. 
These examples give a general indication of the 
effects of the process and the package configuration on 
step rates. Similar effects exist for all operations in 
the assembly sequence. The: EHO's listed do not necessarily 
• 
reflect industry norms, since rates for operations are 
• 8 
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considered proprietary information.· 
D. Deteraination of Assellbly Cost 
In order to calculate the assembly cost for a 
particular device, each particular step cost must be 
calculated as described in the previous section. This 
calculation is based on a time study of the EHO as 
performed by the engineer responsible for the process step. 
Since a routing consists of approximately twenty individual 
process steps, up to twenty engineers may have input to the 
final cost. One central engineer is normally responsible 
for the overall task of determining a device cost. It is 
his role to collect the appropriate information from each 
engineer and to combine it into a final cost. 
E. Advantages of an Expert Syste• 
If an expert system is used to establish a cost for 
the assembly of integrated circuits, it offers numerous 
advantages. 
The rate for an individual routing step depends on the 
process (non-hermetic or hermetic) and the package 
... 
configuration (package type and number of pins). An 
assembly line that uses both processes and manufactures 
·~ 
forty different package configurations thus has eighty 
different rates for one operation. A routing has 
approximately twenty individual steps, leading to sixteen-
hundred step rates for a single routing. Many routings 
9 
I 
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• 
typically exist on a given assembly line. The 
combinatorial explosion becomes difficult for a human to 
handle. The figures used are not uncommon within the 
industry and the problem is actually much worse for major 
manufacturers. 
Current methods require a single person to gather 
information on each operation from individual engineers and 
then to combine this information into a final cost~ The 
expert system described in this package allows each 
engineer to directly enter the appropriate information 
about his assembly step. The system automatically combines 
the information, producing a final cost upon request. 
The individual who currently calculates the final cost 
must be fairly knowledgeable about each of the individual 
operations and the overall product routings. Using the 
expert system, a novice can generate a device cost once the 
step rates have been entered by each engineer. 
10 
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IV. THE COSTER EXPERT SYSTEM 
The materials for the COSTER program have been filed 
with the Professor in Charge, Dr. D. J. Hillman, in the 
Computer Science Department. Included in these materials 
are a printed copy of the program source code, computer 
.. 
files of the program source code and eKecutable code, and 
sample files for a small database which was built using the 
COSTER expert system. 
A. Choice of Progra••ing Language 
To a great extent, the implementation of COSTER 
requires a forward-chaining reasoning mechanism. Although 
it is by nature a backward-chaining language, Prolog was 
chosen for the task because one version available, Turbo 
Prolog, offered many other advantages. First, it runs on 
personal computers. Second, it provides built-in windowing 
techniques, which were used in the implementation of the 
menus featured in COSTER. Third, it offers file access 
methods which allowed for the construction of a database. 
Fourth, it handles the simple arithmetic and floating point 
numbers required for cost calculations. 
This COSTER system is a successor of a much simpler 
<l 
system which was written in the TOPS! version of OPS5. 
Although the inherent forward-chaining reasoning mechanism 
of OPS5 provided for somewhat more natural programming 
techniques, the TOPS! version offered none of the 
advantages mentioned above. Nor does any version of OPS5 
) 
11 
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offer all of these advantages. Therefore, the decision was 
made to use Turbo Prolog and to specifically program the 
forward-chaining mechanism. 
B. Syste• Description 
COSTER, as currently defined, offers six functions 
which are used to calculate, store, and retrieve device 
' costs as well as the necessary supporting information. The 
system uses windows and menus to guide the user through a 
session. These menus not only allow for novice users, but 
also prevent typographical errors and thus help to ensure 
user friendliness and database integrity. 
When COSTER is started, a menu appears asking the user 
to select form one of the six main functions (Figure 1). 
Selection of an individual function opens new windows which 
are used to perform that function. After a function is 
fully performed, or at the user request, the original menu 
of main functions is again displayed. This cycle continues 
until the user terminates the session by pressing the 
escape key from the main menu. At any time during program 
execution, the current window may be exited by pressing the 
escape key. The six main functions are as follows. 
1. Show Rates for Existing Device 
When this window is activated, the user enters the 
device designation. If the device is found in the 
database, the device routing, process, package 
. configuration, and individual step rates ar~ displayed 
12 
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, 
along with the assembly cost as calculated from the rates. 
If the device is not found in the database, an appropriate 
message is displayed. A successful execution of this 
function is demonstrated in Figure 2. 
2. Show Existing Routing 
A menu appears which displays the names of all the 
routings in the database. The user selects one of the 
names and the sequence of steps which define the routing 
are displayed. A successful execution of this function is 
demonstrated in Figures 3 and 4. 
3. Show Existing step Rate 
From a sequence of menus, the user selects the routing 
step, process, package type, and number of pins. If the 
rate is found for the chosen combination of parameters, it 
is displayed. Otherwise, an appropriate message is 
displayed. A successful execution of this function is 
demonstrated in Figures 5 through 9. 
4. Set Rates for New Code 
The user first enters the code designation for the new 
device. The database is checked to ensure that the code 
has not already been defined. If it has, its information 
is displayed as in function 1. If it is not yet defined, 
the user selects the routing, package type, and number of 
pins which define the device. The system attempts to find 
the appropriate rate for each step in the routing. During 
this process, if a corresponding rate is not found for a 
13 
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particular process step, the user is given the option of 
reentering the parameters or setting a rate for the step 
with the given parameters. This user-defined rate may then 
be added to the file of rates if the user chooses, or it 
may be used for this code only. When rates for all steps 
in the routing have been established, the cost is 
calculated and the device information is displayed as in 
function 1. The user then chooses whether to add this 
newly defined device to the file of devices. A successful 
execution of this function is demonstrated in Figures 10 
through 13. 
5. Add New Routing 
From a menu of existing steps which are taken from all 
the routings already defined, the user selects the steps 
which comprise the new routing, in their order of 
execution. When all steps have been chosen, the complete 
routing is displayed as built and the user is given the 
option of adding it to the file of routings. The main 
windows for this function are displayed in Figure 14. 
6. Add New Rate 
-----
From a series of menus, the user selects the step 
name, process, package type, and number of pins which 
define the step rate. If an existing step rate is found 
with these parameters, it is displayed as in function 3. 
If no rate is found, the user enters the rate (EHO) and the 
complete step rate information is displayed as in function 
14 
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3. The user is then asked whether the new rate should be 
added to the file of existing rates. Figure 15 shows the 
input widow for a step rate. 
During program execution, the menus limit the user to 
the selection of valid input. However, where appropriate, 
the user may expand upon the displayed choices. This 
occurs with two menus. First, when the package type menu 
is displayed, as in functions 4 and 6, the user is given 
the option of defining a new package type and adding it to 
the file of existing package types (Figure 16). Second, 
when the existing step menu is displayed, as in functions 5 
and 6, the user is given the option of defining a new step 
and adding it to the file of existing steps (Figure 17). 
c. Progra• Structure 
In general, the program works by using the strong 
matching facilities built into Turbo Prolog in conjunction 
with the support files which serve as the database for the 
expert system. The cost generation is based on the logic 
previously described. A particular device is assembled by 
passing through the steps defined in the assembly routing 
for that code. Each of the steps has an associated cost 
which depends upon the process (non-hermetic or hermetic), 
the package type (e.g., DIP), and the number of package 
pins. These costs are then summed to produce the total 
assembly cost. 
•• 
I. 
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The program methodology is best described by referring 
to components of the program itself. 
Domains 
The following are the main data types declared in the 
domains section. In the actual program, abbreviations are 
used. 
rates= list of (routing step, rate value) 
device= device (device code, routing name, process, 
package type, number of pins, rates) 
routing= routing (routing name, process, routing . 
steps) 
) 
rate= rate (rate value (process step, step rate), 
process, package type, number of pins) 
A typical device would thus be 
device (code 1, routing 1, non-hermetic, DIP, 16, 
[ (chip bond,200), (wire bond, 150), 
(encapsulate, 250), (code mark, 600)]). 
The routing used in the above device would be 
routing (routing 1, non-hermetic, [chip bond, wire 
bond, encapsulate, code mark]). 
The chip bond rate used in the above device would be 
rate (rate value (chip bond, 200), non-hermetic, DIP, 
16) • 
Database 
The main database predicate are 
device= device (device code, routing name, process, 
package type, number of pins, rates) 
routing= routing (routing name, process, routing 
steps) 
rate= rate (rate value (process step, step rate), 
process, package type, number of pins) 
16 
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which are adaptations ot the domain types and are used for 
file access. 
,. 
Files 
The program works with the following ASCII text files 
which serve as the database. 
devices: currently defined devices 
routings: currently defined routings 
rates: currently defined rates 
packages: namei of the currently defined packages 
rnames: names of the currently defined routings 
steps: names of the currently defined steps 
Predicates 
A total of sixty-eight predicates are defined for 
COSTER. These predicates can be grouped into four 
categories based on the general function which they 
perform. Twenty-three predicates are required to control 
the program flow in handling the six basic program 
functions. Twenty-six predicates implement the extensive 
window and menu selection features. Five predicates are 
used to control interaction with the database files. 
Fourteen predicates perform general utility functions. 
The key predicates are those that control interaction 
with the database files. Of these, the main ones are 
search_file (dbasedom, string) 
where dbasedom is one of device, routing, or rate, and 
string is a DOS filename. The predicate searches the file 
17 
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devices, routings, or rates, seeking to match a term in the 
file with the term sent as as the parameter dbasedom. 
get_file (string, strlist) 
where string is a DOS filename and strlist is a list of 
strings. This predicate is used to return as a list the 
items in the packages, rnames, and steps files. 
write to file (string, dbasedom) and· 
write to file (string, string). 
This predicate is used to append new information to any one 
of the six database files. 
D. Progra• Execution 
The following describes how each of the six main 
program functions are implemented. 
· 1. Show Rates for Existing Code 
A device code such as ''code 1'' is input by the user, 
and the following following call is made: 
search file 
-
(device (code 1, Routing Name, 
Package Type, Number of Pins, 
''devices") . 
Process, 
Rates), 
If a device with the name "code l" is found in the file 
"devices", then the remaining variables are instantiated 
and returned. Utility clauses then calculate the device 
cost based on the step rates and print the device 
information and assembly cost. 
2. Show Existing Routing 
A routing name such as ''routing l'' is selected by the 
user from a menu of existing routings, and the following 
18 
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call is made: 
' 
search_file (routing (routing 1, Process, Routing 
Steps), ''routings''). 
The routing with the name ''routing l'' must exist since it 
was chosen from a menu, so the remaining variables are ',~ 
instantiated and utility clauses print the routing 
information. 
3. Show Existing Step Rate 
Control clauses are used to get information on the 
step name, process, package type, and number of pins and 
then a call such as the following is made: 
search_file (rate (Rate Value, chip bond, non-
hermetic, DIP, 16), ''rates''). 
If a step rate is found with the parameters input, then the 
Rate Value variable is instantiated a utility clause prints 
the information. 
4. Set Rates for New Code 
The user first instantiates the variable Device Code, 
t 
and the sequence described for function 1 is executed. If 
the device does not already exist, then the the user 
instantiates the device variables Routing Name, Package 
Type, and Number of Pins. A call such as the following is 
then made: 
search fi.le (routing., (routing 1, Process, Routing 
- ,, . Steps), "routings''). 
As described in function 2, the routing must exist, and 
thus the variables are instantiated. For each individual 
Step Name in the list of Routing steps, such as chip bond, 
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a call such as the following is made: 
search_file (rate (Rate Value, chip bond, non-
. hermetic, DIP, 16), ''rates"). 
If a match is found in the rates file, then the Rate Value 
is instantiated. If not, then the user may either set the 
rate himself or reenter the parameters. This continues 
until each step in the routing has been assigned a rate, or 
until the user quits this function. After each rate has 
been assigned, utility clauses calculate the assembly cost 
and print the device information. If the user desires, the 
new device is appended to the devices file by a call to the 
write to file predicate. 
- -
5. Add New Routing 
The user enters a value for the variable Routing Name, 
and a search for an existing routing is conducted as in 
function 2. If none is found, then the user is asked to 
-~ choose a Process and to build a routing by choosing from 
the menu of existing Step Names or creating new Step Names. 
The chosen Step Names are combined into the list Routing 
Steps. The newly created routing can then be written to 
the routings file using the write to file predicate. 
6. Add New Step Rate 
As in function 2, the user instantiates the variables 
of the rate predicate. If no existing rate is found with 
these parameters, the the new rate can be added to the 
rates file using the write to file predicate. 
- -
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During the execution of the program as described 
above, menus of existing package types, routing names, and 
routing steps are presented to the user. These are 
generated by a call to the get_file predicate which 
accenses the devices, rnames, or steps file. A typical 
call would be 
get_f ile ("packages", PackageList) 
and PackageList would be returned as ["DIP'', ''MIP'', "PGA'', 
''CC'']. This list is then input to the menu generating 
clauses in order to present the selections to the users. 
At appropriate times during the execution, the user may 
also create new package types, routing names, or routing 
steps and these are appended to the corresponding file 
I 
using a call such as: 
write_to_file (''packages'', ''new package name"). 
All of the calls described above are entirely 
transparent to the user, who proceeds through the program 
I 
cf 
by making menu selections and answering simple questions as 
described in the previous section. The reader is referred 
to Appendix A for examples of the windows and menus, and to 
the actual program, filed as mentioned, for a better 
understanding of the user interface. Also, examination of 
the complete source code will detail the numerous 
predicates which are not examined in this report. 
D. I•prove•ents to COSTER 
Since the COSTER system is only an initial model, many 
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potential features are not implemented. Also, initial 
trials of the expert system indicated existing features 
which can be improved. These items serve as the basis for 
future developments on COSTER. 
1. Two simplifications were made to the cost calculation 
process: implicit inclusion of step yields in step 
costs and ignorance of material costs. These factors 
should be included in the system. 
2. Although database files can be updated with additional 
information, the existing information which they contain 
can not be changed from within the system. Modification 
of the database should be allowed. 
3. Sequential search techniques are used for file access. 
For a sufficiently large database, indexed files would 
be needed to speed execution. 
4. A specific file name is assumed for each of the files 
which must be accessed. In actual use, it might be 
appropriate to allow the user to select from several 
files of the same type. 
5. The use of menus provides a simple user interface. 
However, experienced users might find this method too 
tedious at times. Therefore, different interfaces could 
be established for different levels of user expertise. 
6. Some of the windows which are generated are too small to 
handle the all of the information for a larger database. 
Indeed, even the entire screen could be too small. 
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Therefore, paging features should be implemented within 
the windows to handle this problem. 
7. When asking for information on an existing code, the 
user is not shown a list of codes from which to pick, as 
he is with other terms. This is due to the fact that 
when a sufficient number of codes exist in the database, 
the window would be too small to display the entire 
list. When the previous issue is addressed, this 
feature should be implemented. 
8. A specific labor wage rate is coded directly into the 
program. Although change to this rate should be 
allowed, it is not clear if it should be done from 
within the system. The wage rate probably changes no 
more frequently then once per year. Note that the cost 
of a device is not stored in the devices file, but is 
instead calculated from the step rates each time the 
device information is displayed. Using this method 
ensures that the devices file will remain accurate even 
when the wage rate is changed. 
The Turbo Prolog program for the COSTER expert system 
is written using a highly modular style. This allows for 
the above improvements, as well as any others suggested by 
continued use of the system, to be easily integrated into 
the existing code. 
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V. CONCLUSION 
The COSTER expert system works well as an initial 
model to assist in the calculation of the assembly costs of 
integrated circuits. A number of potential improvements to 
the system have been suggested to make it a more effective 
tool for commercial applications. These improvements can 
be easily integrated into the existing program code, since 
it has been written in a modular style. 
The algorithms used in the COSTER program are 
adaptable to other manufacturing processes as well. The 
specific parameters which define the integrated circuit 
would be different for other products, and the program code 
would need to be modified accordingly. The next logical 
step in the further development of COSTER is to make it 
into an expert system shell, where the user can enter the 
appropriate product parameters. This shell could then be 
utilized as a generic tool for establishing costs for a 
variety of products and processes. 
0 
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SET 
ADD 
ADD 
CHOOSE OPTION 
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ESC: Quit current window 
The device is as 
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Pins: 
The rates are: 
SHOW CODE RATES 
follows: 
code 1 
routing 1 
non-hermetic 
DIP 
16 
STEP 
chip bond 
wire bond 
encapsulate 
code mark 
EHO 
100 
200 
250 
800 
The assembly cost is $ 0:66 per device 
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new step 
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ESC: Quit current window-
------------- SHOW STEP RATE 
Step name: chip bond 
Process: non-hermetic' 
Package type: 
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.. . 
DIP 
cc 
MIP 
PGA 
new 
CHOOSE PACKAGE TY:?E 
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Number of pins: 
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integer number of pins: 16 
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.,, 
--'• 
<.O 
w C: 
......, 
"""5 
m 
..... 
~ 
., 
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------------------ SET RATES 
COSTER 
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What is the device code name? code 99 
Routing name: routing 1 
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CHOOSE PACKAGE TYPE 
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ESC: Quit current window 
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NEW CODE 
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Package type: DIP 
Number of pins: 
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--- SET RATES - NEW CODE 
The device • follows: 15 as 
Code: code 99 
Routing: routing 1 
Process: non-hermetic 
Package: DIP 
Pins: 16 
The rates are: STEP EHO 
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chip bond 100 
• bond 200 wire 
encapsulate 250 
code mark 800 
The assembly cost • 15 $ 0.66 per device 
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new step 
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ADD NEW STEP RATE --------------------------.
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Process: non-hermetic ENTER STEP RATE 
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Number of pins: 200 
Step Rate: 
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COSTER 
NEW CODE 
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May, 1984. 
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multi-link robotic arm with discrete joint movements to 
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Professional Experience 
AT&T Technology Systems, Allentown, PA. 1984 - 1987. 
Planning Engineer - MOS Integrated Circuit Assembly 
44 
